High Deposition Rate Cu Plating for Pillar Bump Application

Bill (Qunwei) Wu, Zhen Liu, Arthur Keigler, and John Harrell

Nexx Systems
5 Suburban Park Drive
Billerica, MA 01821-3904, USA

Emerging higher density, faster speed, and lower-cost flip-chip packaging demands more critical processing than the previous generation of flip-chip devices. Pillar-bumped flip-chip packages provide superior electrical and thermal enhancement and a lower profile (1). The copper pillar's high standoff of about 100 microns enables better flow for the over mold compound. In order to meet high throughput demands, electrodeposition of 50 to 100 micron thick of Cu pillars is a challenge for wafer electroplating processes.

Three length scales of uniformity, i.e. bump (micrometers), die (millimeters), and wafer (tens of centimeters), are typically considered in bumping processes (2). The uniformity within a die is determined mostly by the within-die pattern and the size of the spaces between die combined with the plating chemistry and deposition rate. Wafer scale uniformity is primarily governed by the process cell architecture, deposition rate, and plating chemistry.

A uniform and thin boundary layer may be created using a shear plate agitation mechanism (3). Results are discussed showing that pulse current waveform in combination with thin and uniform boundary layer fluid flow improves the copper column uniformity at high deposition rates.

Figure 1 shows the effect of current wave form combined with thin boundary layer on the within die uniformity at a deposition rate of 5.0µm/min. Figure 2 shows the effect on within die uniformity at relative low deposition rate up to 1.5µm/min.

Reference

