Design, Fabrication and Operation of Sub-65nm Strained-Si/Si$_{1-x}$Ge$_x$ MOSFETs

Advanced Process and Development Laboratory, Technology Solutions Organization, Semiconductor Products Sector, Motorola Inc., 3501 Ed Bluestein Blvd., MD-K-10, Austin, TX 78721, USA.
Tel: 512-933-2816, Email: Aaron.Thean@motorola.com

Abstract

As power supply voltage lowers with successive scaling, the non-scalability of threshold-voltage ($V_T$) and gate oxide ($T_{ox}$) (without the use of high-κ dielectric) to maintain low stand-by leakage is rapidly reducing the maximum gate overdrive factor, $C_{ox}(V_{dd}-V_T)$ [1]. Enhancing carrier mobility by biaxially-straining Si with relaxed SiGe virtual substrates [2] may provide a viable option to sustain the continual drive current increase. Though strained-Si (SSI) augmentation of conventional MOSFET seems minimally disruptive, the use of SiGe virtual substrate in CMOS devices introduces new process and device issues that need to be addressed in order to prove successful manufacturability. This paper highlights and discusses some of these issues.

Short-channel, 50nm and 60nm, CMOS devices featuring a 1.9nm nitrided oxide starting with a 13nm SSI cap on SiGe virtual substrates (25% Ge) have been fabricated (Fig.1). Devices with and without elevated source/drain (S/D) are processed to evaluate the effects of Ge segregation with cobalt silicidation. The elevated S/D are formed by selective epitaxial growth (SEG) of Si after nitride spacer formation. Due to dramatic dopant diffusion differences in Si and SiGe, extensive S/D and channel re-engineering is necessary to achieve optimized short-channel devices.

The electron mobility as a function of effective vertical field showed a 2x-enhancement with respect to the Si control devices (Fig. 2). On the other hand, the holes only enjoy a modest 20-25% increase in peak mobility and exhibit a strong effective-field dependence that diminishes any gain under moderately high vertical fields. By careful optimization of the S/D and halo doping, the 60nm n-channel SSI device demonstrates superior short-channel control, exhibiting a DIBL metric of only 30mV/V and an inverse subthreshold swing of 77mV/dec, while the equivalent Si device show a 3x larger DIBL (Fig. 3). The SSI device exhibits a 46% drive-current enhancement and a 20% increase in saturation Gm over the Si device at one-volt gate overdrive. Misfit dislocations at the SSI-SiGe heterointerface that arise from SSI relaxation can pose serious reliability problems [3]. Figure 4 shows the wide- and narrow-channel Id-Vg behavior of selected 60-nm SSI nMOSFETs. Many selected short-channel wide-width devices (L<100nm, W=10μm) exhibit subthreshold slope degradation that is only rarely observed in the narrow devices (W=0.2μm). As dopant diffusion from the source and drain can be further enhanced along the defect, creating a weak buried channel. Under higher gate bias, the steeper subthreshold slope for a surface channel is recovered (Fig. 4). Successful small-circuit operations have been demonstrated. Despite the lack of pMOSFET drive current enhancement, SSI ring-oscillator is 13% faster than the Si control. The SSI SRAM bit cell operates at a static noise margin of 140mV at $V_{dd}=1.2V$ (Fig. 5).

Fig. 1 Cross-sect. TEM of a 60nm strained-Si device with CoSi2. Inset: High-resolution TEM of the 1.9nm nitrided SiO$_2$, SSI interface.

Fig. 2 Electron and hole low-field mobility comparison for SSI and Si devices.

Fig. 3 Id-Vg curves for 60nm SSI and Si devices. Inset: Saturation transconductance at $V_{ds}=1.2V$.

Fig. 4 Id-Vg curves for wide and narrow SSI n-channel devices with Lgate=60nm. The Id-Vg at $V_{ds}=0.1V$ and 1.2V are plotted for each device.

Fig. 5 SSI SRAM bit cell “butterfly” curves

Acknowledgments

We wish to thank Dan Noble Center-MOS13, PAL, PMCL, CMOS Platform, and the RF-IF group for their technical support

References